

Design Rules Verification Report

Filename : C:\Users\Public\Documents\Altium\Siwa_PCB_1\Siwa_PCB.PcbDoc

Warnings 0
Rule Violations 0

Warnings

Total	0
-------	---

Rule Violations	
Clearance Constraint (Gap=0.254mm) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint (All))	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=0.3mm) (Max=0.4mm) (Preferred=0.4mm) (All)	0
Width Constraint (Min=0.3mm) (Max=0.5mm) (Preferred=0.5mm) (InNetClass("Power"))	0
Routing Topology Rule(Topology=Shortest) (All)	0
Routing Layers(All)	0
Routing Via (MinHoleWidth=0.3mm) (MaxHoleWidth=0.72mm) (PreferredHoleWidth=0.6mm) (MinWidth=0.63mm)	0
Differential Pairs Uncoupled Length using the Gap Constraints (Min=0.254mm) (Max=0.254mm) (Prefered=0.254mm)	0
Power Plane Connect Rule(Relief Connect)(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm)	0
Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)	0
Pads and Vias to follow the Drill pairs settings	0
Hole To Hole Clearance (Gap=0.254mm) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0.2mm) (All),(All)	0
Silk To Solder Mask (Clearance=0.15mm) (IsPad),(All)	0
Silk to Silk (Clearance=0.254mm) (All),(All)	0
Net Antennae (Tolerance=0mm) (All)	0
Component Clearance Constraint (Horizontal Gap = 0.254mm, Vertical Gap = 0.254mm) (All),(All)	0
Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)	0
Supply Net(s)(InNet("UART_TX"))	0
Supply Net(s)(InNet("1.8V"))	0
Supply Net(s)(InNet("POC_CONTROL"))	0
Supply Net(s)(InNet("GPIO_PAD_6_OUT"))	0
Supply Net(s)(InNet("GPIO_PAD_7"))	0
Supply Net(s)(InNet("MAIP"))	0
Supply Net(s)(InNet("GPIO_PAD_0_OUT"))	0
Supply Net(s)(InNet("GPIO_LED_0"))	0
Supply Net(s)(InNet("GPIO_PAD_4_OUT"))	0
Supply Net(s)(InNet("GPIO_PAD_2"))	0
Supply Net(s)(InNet("GPIO_LED_1"))	0
Supply Net(s)(InNet("GPIO_PAD_7_OUT"))	0
Supply Net(s)(InNet("H_LED_4"))	0
Supply Net(s)(InNet("GPIO_PAD_4"))	0
Supply Net(s)(InNet("GPIO_PAD_3"))	0
Supply Net(s)(InNet("1V"))	0
Supply Net(s)(InNet("GPIO_PAD_5_OUT"))	0
Supply Net(s)(InNet("GPIO_PAD_1"))	0
Supply Net(s)(InNet("GPIO_LED_3"))	0
Supply Net(s)(InNet("GPIO_PAD_1_OUT"))	0
Supply Net(s)(InNet("GPIO_LED_6"))	0
Supply Net(s)(InNet("GND"))	0
Supply Net(s)(InNet("UART_RX"))	0
Supply Net(s)(InNet("GPIO_PAD_5"))	0
Supply Net(s)(InNet("GPIO_LED_7"))	0
Supply Net(s)(InNet("GPIO_PAD_6"))	0
Supply Net(s)(InNet("GPIO_PAD_3_OUT"))	0
Supply Net(s)(InNet("GPIO_LED_5"))	0
Supply Net(s)(InNet("H_LED_6"))	0
Supply Net(s)(InNet("3V"))	0
Supply Net(s)(InNet("GPIO_PAD_2_OUT"))	0
Supply Net(s)(InNet("GPIO_LED_2"))	0

Rule Violations	
Supply Net(s)(InNet('GPIO_LED_4'))	0
Supply Net(s)(InNet('H_LED_7'))	0
Supply Net(s)(InNet('H_LED_5'))	0
Supply Net(s)(InNet('GPIO_PAD_0'))	0
Total	0